

ABSTRACT OF THE DISCLOSURE

A memory cell array has a plurality of memory cells arranged in row and columns, and bit lines and word lines connected to the memory cells. A command
5 buffer circuit receives at least an active signal to activate one of the rows, and a clock signal, and generates an internal precharge signal to precharge the bit lines based on the active signal.